

Cover Sheet	1
Block Diagram/Clock Map/Power Map	2-4
Intel LGA775 CPU	5-7
Intel Bearlake - MCH	8-11
Intel ICH7 - PCI & DMI & CPU & IRQ	12
Intel ICH7 - LPC & ATA & USB & GPIO	13
Intel ICH7 - POWER	14
Clock - RTM 876-665	15
LPC I/O - Fintek 71882FG	16
LAN REALTEK RTL8111C/8101E	17
DDR II DIMM A	18
DDR II DIMM B	19
DDR II VTT Decoupling	20
Azalia - ALC888	21
PCI EXPRESS X16 Slot	22
PCI Slot 1 & 2	23
ATA33/66/100 IDE & SATA Connectors	24
USB Connectors	25
ATX Connetcor & Front Panel	26
VGA Connector	27
UPI ACPI CONTROLLER	28
GMCH VCORE	29
PWM-ST L6703TR	30

MS-7529

Version 0A

CPU:

Intel Conroe (65W Dual core)

System Chipset:

Intel Bearlake - MCH (North Bridge)

Intel ICH7R (South Bridge)

On Board Chipset:

BIOS -- SPI

HD -- ALC888

LPC Super I/O -- F71882FG

LAN-- REALTEK RTL8111C Co-lay RTL8101E

CLOCK -- RTM876-665

Main Memory:

DDR II *2 (Max 4GB)

Expansion Slots:


PCI2.3 SLOT * 2

PCI EXPRESS X16 SLOT

ST PWM:

Controller: 3 PHASES


Block Diagram



www.schematic-x.blogspot.com

MICRO-STAR INT'L CO.,LTD		
MS-7529		
Size Custom	Document Description BLOCK DIAGRAM	Rev 0A
Date: Tuesday, December 11, 2007	Sheet 2 of 33	

CLOCK MAP



MICRO-STAR INT'L CO.,LTD

MS-7529

Size	Document Description	Rev
Custom	CLOCK MAP	0A
Date: Tuesday, December 11, 2007	Sheet 3 of 33	

Processor
0.8375-1.6000V Core-125A
1.2V FSB Vtt-5.3A
VCCPLL
VCC-IOPLL & VCCA

G31 MCH
1.2V FSB Vtt-0.9A
1.8V DDR2 I/O-4.4A(S0,S1)
1.8V DDR2 I/O-25mA(S3)
0.9V DDR2 VREF-2mA
0.9V DDR2 SB_VREF-10uA
DDR2 Resister Comp V-36mA
DDR2 Resis Comp SB_V-10uA
1.5V Core-13.8A(Integrated)
1.5V Core-8.9A(Discrete)
1.5V PCI Express&DMI-1.5A
1.5V PCIE&DMI PLL-45mA
1.5V HOST PLL-45mA
1.5V VCCA_DPLLA&B-55mA
1.5V MPLL-66mA
2.5V DAC-70mA*
2.5V HV-3mA
2.5V CMOS-2.0mA

ICH7
1.2V VCC_CPU-14mA
1.05V Core-0.86A
VCC1_5A*-1.01A
VCC1_5B*-0.77A
5VRef-6mA
5VrefSus-10mA
+3.3V-0.33A
RTC-6uA(G3)
3.3V VccSus*-52mA
VccSus1_05V-See Note 1
VccUSBPLL-10mA
VccDMIPLL-50mA
VccSATAIPLL-50mA

Battery

L6703 Regulator
VCCP
0.8375-1.6000V

VTT Regulator
V_FSB_VTT
1.2V

uP6103 Regulator
VCC_DDR
1.8V

uP6103 Regulator
V_1P5_CORE
1.5V

uP7707 Regulator
V_2P5_MCH
2.5V

1.05V Regulator
V_1P05_CORE
1.05V

uP7706 Regulator
3VSB
3.3V

uP7501 Regulator
5VDIMM
5V

W83310DS Regula
VTT_DDR
0.9V

DDR2 DIMM conn(4) & term
0.9V SM Vtt-1.2A(S0)
1.8V Vdd/vddq-4.7A(S0,S1)

PCIE X16 slot(1)
+12V-5.5A
+3.3Vaux-375mA(wake)
+3.3Vaux-20mA(no wake)
+3.3V-3.0A

PCIE X1 slot(1)
+12V-0.5A
+3.3Vaux-375mA(wake)
+3.3Vaux-20mA(no wake)
+3.3V-3.0A

PCI slot slot(4)
+3.3Vaux-375mA(wake)
+3.3Vaux-20mA(no wake)
+3.3V-7.6A
+5.0V-5.0A
+12V-0.5A
-12V-0.1A

USB
+5V-4A(S0,S1)

PS2
+5V-345mA(S0,S1)

CLKGEN
+3.3V-560mA

LAN
3VSB-

SIO
+3.3V
3VSB-


SPI ROM


Audio Codec

1394


+12V
ATX 2x2

+12V	+5V	+3.3V	+5VSB
ATX POWER			






*GTLREF VOLTAGE SHOULD BE $0.67 * V_{TT} = 0.8V$ (At $V_{TT}=1.2V$)




*PLACE COMPONENTS AS CLOSE AS POSSIBLE TO PROCESSOR SOCKET
*TRACE WIDTH TO CAPS MUST BE NO SMALLER THAN 12MILS




ZIF-SOCK775-15U-IN,ZIF-SOCK775-15U-IN_TH


PLACE AT CPU END OF ROUTE




VTT_PWRGOOD





VTT_PWR SPEC :
High > 0.9V
Low < 0.3V
Trise < 150ns




MICRO-STAR INT'L CO.,LTD		
MS-7529		
Size	Document Description	Rev
Custom	LG4775 - Power	0A
Date: Tuesday, December 11, 2007		
Sheet 6 of 33		












Place close to GMCH



MCH CORE DECOUPLING




5020 Parts




MICRO-STAR INT'L CO.,LTD



MS-7529

Size	Document Description	Rev
Custom	Intel.G31 - GND	0A
Date: Wednesday, December 12, 2007		Sheet 11 of 33



GNT5#	GNT4#	ROUTING
0	1	Flash Cycles Routed to SPI
1	0	Flash Cycles Routed to PCI
1	1	Flash Cycles Routed to LPC





[illegible]

FS_C	FS_B	FS_A	CPU
0	0	1	133M
0	1	0	200M
0	0	0	266M
1	0	0	333M
1	1	0	400M


The diagrams show three input configurations:

- SEL_0:** A pull-up resistor R204 (10KR0402) connects the input to OCKVD.
- SEL_1:** A pull-up resistor R209 (10KR0402) connects the input to ground.
- SEL_P4/KB#:** A pull-up resistor R200 (X 10KR0402) connects the input to OCKVD. Below this, text states: "Internal pull high, no need to stuff".
- MODE1:** A pull-up resistor R198 (10KR0402) connects the input to ground.

5,16 CPU_BSEL0 7 8 FSA
5,16 CPU_BSEL1 5 6 FSB
5,16 CPU_BSEL2 3 4 FSC
1 2
RN28 8P4R-10KR0402

FS_C	FS_B	FS_A	CPU
0	0	0	266M
0	0	1	133M
0	1	0	200M
0	1	1	166M
1	0	0	333M
1	0	1	100M
1	1	0	400M
1	1	1	200M

FSB	FS_C	FS_B	FS_A	CPU
800M	0	1	0	200M
1066M	0	0	0	266M
1333M	1	0	0	333M
1600M	1	1	0	400M




For 400MHz CPU Support





MS-7529




Size Custom	Document Description CLK-RTM 876-665	Rev 0A
Date: Tuesday, December 11, 2007	Sheet 15 of 33	

Date: Tuesday, December 11, 2007 Sheet 16 of 33












PCI_E1



MS-7529


Date: Tuesday, December 11, 2007	Sheet 22 of 33
----------------------------------	----------------

PCI SLOT 1 (PCI VER: 2.2 COMPLY)







IDSEL = AD16
MASTER = PREQ#0
PIRQ#A

PCI SLOT 2 (PCI VER: 2.2 COMPLY)




IDSEL = AD17
MASTER = PREQ#1
PIRQ#B


PCI PULL-UP / DOWN RESISTORS




ATA 33/66/100 IDE Connectors




PS2 KEYBOARD & MOUSE CONNECTOR




SERIAL ATA CONNECTOR BLOCK




POWER CIRCUIT FOR USB PORT 0,1




POWER CIRCUIT FOR USB PORT 2,3




POWER CIRCUIT FOR USB PORT 4,5




POWER CIRCUIT FOR USB PORT 6,7




REAR PANEL USB CONNECTOR FOR USB PORT 0,1




FRONT PANEL USB CONNECTOR FOR USB PORT 4,5



REAR PANEL USB CONNECTOR FOR USB PORT 2,3



FRONT PANEL USB CONNECTOR FOR USB PORT 6,7



MICRO-STAR INT'L CO.,LTD

MS-7529

Size	Document Description	Rev
Custom	USB CONNECTORS	0A
Date: Wednesday, December 12, 2007	Sheet 25 of 33	

ATX Connector

ATX1
PWRCONN24P_CREAM-RH-1

13, 15

16, 28, 29

INTEL/PB Front Panel Connector

N31-2051421-H06

MSI Front Panel Connector

The diagram illustrates the wiring for the MSI Front Panel Connector. It shows the connection of the H24J7M_COLOR-RH connector to the front panel components. The connector pins are labeled 1 through 8. The connections are as follows:

- Pin 1 (GND) is connected to the GND pin of the connector.
- Pin 3 (SUS_LED) is connected to the SLED pin of the connector.
- Pin 5 (PWR_LED) is connected to the PLED pin of the connector.
- Pin 2 (SPEAKER) is connected to the SPEAKER pin of the connector.
- Pin 4 (BUZ+) is connected to the BUZ+ pin of the connector.
- Pin 6 (BUZ-) is connected to the BUZ- pin of the connector.
- Pin 8 (VCCSPK) is connected to the VCCSPK pin of the connector.

The diagram also shows the connection of an N-MMBT3904 transistor (Q33) to the speaker output. The transistor's emitter is connected to GND, its base is connected to the speaker output through a 2.2K resistor (R272), and its collector is connected to the speaker output through a 2.2K resistor (R277). The transistor is also connected to a diode (D18, BAS32L_LL34) which is connected to VCC5. The diode's cathode is connected to the speaker output and its anode is connected to VCC5. The diagram is labeled with component values and pin numbers.

LED (for Fintek 71882)

The schematic diagram illustrates the LED driver circuit for the Fintek F71882. The circuit is powered by a 16V source, with LED_VCC and LED_VSB connections. The 8P4R-4.7KR0402 resistor is connected to the LED_VCC line. The circuit includes a 5VSB input, a 50k resistor (RN40), and two LEDs: SUS_LED and PWR_LED. The LEDs are driven by transistors Q39 and Q41, which are N-MMBT3904_NL_SOT23. The circuit is powered by a 16V source, with LED_VCC and LED_VSB connections. The 8P4R-4.7KR0402 resistor is also shown.

[illegible]

SYSTEM FAN

+12V

R41 4.7K R0402

R48 27K R0402

R54 10K R0402

C11 X_C10u16X51206-RH H1X3B-FR-WHITE-RH

SYS_FAN1


16

PWR_FAN


The schematic diagram illustrates the PWR_FAN circuit. It features a +12V power supply connected to a network of resistors and a capacitor. The circuit includes a fan component (SYSFAN1) and a signal output (SYS_FAN2).

Key components and connections:

- Power Supply:** +12V
- Resistors:**
 - R61: 4.7KΩ0402
 - R62: 27KΩ0402
 - R67: 10KΩ0402
- Capacitor:** C49: X_C10u16X51206-RH
- Fan Component:** SYSFAN1 (AH1X3B-FR_WHITE-RH)
- Signal Output:** SYS_FAN2



Video Connector





MICRO-STAR INT'L CO.,LTD

MS-7529


Size Custom	Document Description VGA Connector	Rev 0A
Date: Tuesday, December 11, 2007	Sheet 27 of 33	

5VDIMM FOR DDR




VTT_SEL = L	V_FSB_VTT=1.1V	For future KENTSFIELD processor. (FSB1333, Quad-Core)
VTT_SEL = H	V_FSB_VTT=1.2V	For normal processors.


3VSB, ??A




V_1P5_MCH, 500mA




SB 1.05V 0.89A



Reference Voltage



PLACE NEAR PIN OUT




MICRO-STAR INT'L CO.,LTD

MS-7529


Size	Document Description	Rev
Custom	ACPI controller UPI	0A
Date: Tuesday, December 11, 2007	Sheet 28 of 33	


DDR II 1.8V POWER




1.5V Core

For cost down








ICH7 HEATSINK




MCH HEATSINK




Mounting Holes



Simulation



Optics Orientation Holes



ICH7								
GPIO	Alt Func	PIN	I/O/NC	POWER	PU	SMI	TOL	SIGNAL NAME
GPIO0	Unmultiplexed	AB18	I/O	CORE	N	Y	3.3V	GPI GPIO(pull high)
GPIO1	REQ5#	C8	I/O	CORE	N	Y	5V	PREQ#5
GPIO2	PIRQE#	G8	I/OD	CORE	N	Y	5V	GPI GPIO2(pull high)
GPIO3	PIRQF#	F7	I/OD	CORE	N	Y	5V	GPI GPIO3(pull high)
GPIO4	PIRQG#	F8	I/OD	CORE	N	Y	5V	GPI GPIO4(pull high)
GPIO5	PIRQH#	G7	I/OD	CORE	N	Y	5V	GPI GPIO5(pull high)
GPIO6	Unmultiplexed	AC21	I/O	CORE	N	Y	3.3V	GPI ATADET0
GPIO7	Unmultiplexed	AC18	I/O	CORE	N	Y	3.3V	GPI STRAPPED HI
GPIO8	Unmultiplexed	E21	I/O	Resume	N	Y	3.3V	GPI STRAPPED HI
GPIO9	Unmultiplexed	E20	I/O	Resume	N	Y	3.3V	GPI STRAPPED HI
GPIO10	Unmultiplexed	A20	I/O	Resume	N	Y	3.3V	GPI STRAPPED HI
GPIO11	SMBALERT#	B23	I/O	Resume	N	Y	3.3V	Native STRAPPED HI
GPIO12	Unmultiplexed	F19	I/O	Resume	N	Y	3.3V	GPI SIO_PME#
GPIO13	Unmultiplexed	E19	I/O	Resume	N	Y	3.3V	GPI STRAPPED HI
GPIO14	Unmultiplexed	R4	I/O	Resume	N	Y	3.3V	GPI STRAPPED HI
GPIO15	Unmultiplexed	E22	I/O	Resume	N	Y	3.3V	GPI STRAPPED HI
GPIO16	Unmultiplexed	AC22	I/O	CORE	N	N	3.3V	GPO NC
GPIO17	GNT5#	D8	I/O	CORE	N	N	3.3V	GPO STRAPPED L
GPIO18	Unmultiplexed	AC20	I/O	CORE	N	N	3.3V	GPO NC
GPIO19	SATA_1GP	AH18	I/O	CORE	N	N	3.3V	GPI STRAPPED HI
GPIO20	Unmultiplexed	AF21	I/O	CORE	N	N	3.3V	GPO NC
GPIO21	SATA_0GP	AF19	I/O	CORE	N	N	3.3V	GPI STRAPPED HI
GPIO22	REQ4#	A13	I/O	CORE	N	N	3.3V	Native STRAPPED HI
GPIO23	LDRQ_1#	AA5	I/O	CORE	N	N	3.3V	Native STRAPPED HI
GPIO24	Unmultiplexed	R3	I/O	Resume	N	N	3.3V	GPO NC
GPIO25	Unmultiplexed	D20	I/O	Resume	Y	N	3.3V	GPO GPIO25(high 7507,low 7398)
GPIO26	Unmultiplexed	A21	I/O	Resume	N	N	3.3V	GPO USB_EN
GPIO27	Unmultiplexed	B21	I/O	Resume	N	N	3.3V	GPO NC
GPIO28	Unmultiplexed	E23	I/O	Resume	N	N	3.3V	GPO NC
GPIO29	OC5#	C3	I/O	Resume	N	N	3.3V	GPI USB_OCP#2
GPIO30	OC6#	A2	I/O	Resume	N	N	3.3V	GPI USB_OCP#3
GPIO31	OC7#	B3	I/O	Resume	N	N	3.3V	GPI USB_OCP#3
GPIO32	Unmultiplexed	AG18	I/O	CORE	N	N	3.3V	GPO BIOS_WP#(fill with 1)
GPIO33	Unmultiplexed	AC19	I/O	CORE	N	N	3.3V	GPO NC
GPIO34	Unmultiplexed	U2	I/O	CORE	N	N	3.3V	GPO NC
GPIO35	SATACLKREQ#	AD21	I/O	CORE	N	N	3.3V	GPO NC
GPIO36	SATA2GP	AH19	I/O	CORE	N	N	3.3V	GPI STRAPPED HI
GPIO37	SATA3GP	AE19	I/O	CORE	N	N	3.3V	GPI STRAPPED HI
GPIO38	Unmultiplexed	AD20	I/O	CORE	N	N	3.3V	GPI STRAPPED HI
GPIO39	Unmultiplexed	AE20	I/O	CORE	N	N	3.3V	GPI STRAPPED HI
GPIO48	GNT4#	A14	I/O	CORE	N	N	3.3V	Native STRAPPED HI
GPIO49	CPUPWRGD	AG24	I/O	V_CPU_IO	N	N	V_CPU_IO	Native H_PWRGD
Following are the GPIOs that need to be terminated properly if not used: GPIO[39:36,23:21,19,7:0]: default as inputs and should be pulled up to Vcc3_3 if unused. GPIO[31:29,15:8]: default as inputs and should be pulled up to VccSus3_3 if unused.								

SIO Fintek71882FG(CONTINUE)					
GPIO	Alt Func	PIN	Usage	Input/Output	NOTES
GPIO0	VIDOUT0	49	MCH_BSEL0	O12	
GPIO1	VIDOUT1	50	MCH_BSEL1	O12	
GPIO2	VIDOUT2	51	MCH_BSEL2	O12	
GPIO3	VIDOUT3	52	NC	O12	
GPIO4	VIDOUT4	53	NC	O12	
GPIO5	VIDOUT5/SIC	54	NC	I/OD12t	
GPIO6	SLOT0CC#	55	GPO	I/OD12t	
GPIO7	Turbo1#/WDTRST#	56	WDTRST#	OD12-5v	
GPIO15	LED_VSB/ALERT#	64	LED_VSB	OD12	
GPIO16	LED_VCC/Turbo2#	65	LED_VCC	OD12	
GPIO20	PCIRST1#	74	PCIRST1#	OD12	
GPIO21	PCIRST2#	75	PCIRST2#	O12	
GPIO22	PCIRST3#	76	PCIRST3#	O12	
GPIO23	RSTCON#	77	RSTCON#	OD12	
GPIO24	ATXPG_IN	78	ATXPG_IN	AIN	
GPIO32	PWROK	84	PWROK	OD12	
GPIO26	PWSIN#	80	PWSIN#	INts5v	
GPIO27	PWSOUT#	80	PWSOUT#	OD12	
GPIO30	S3#	82		INts5v	
GPIO31	PSON#	83	PSON#	OD12-5v	
GPIO33	RSMRST#	85	RSMRST#	OD12	
GPIO40	FANIN3	25	FANIN3	INts5v	
GPIO41	FAN_CTL3	26	FAN_CTL3(NC)	OD12-5v	
GPIO25	PME#	79	PME#	OD12-5v	
GPIO10	SPI_SLK/FANIN4	59	GPIO10(NC)	I/OD12t	
GPIO11	SPI_CS0#/FANCTL4	60	GPIO11(NC)	I/OD12t	
GPIO12	SPI_MISO/FANCTL1_1	61	GPIO12(NC)	I/OD12t	
GPIO13	SPI_MOSI/BEEP	62	BEEP(NC)	OD24	
GPIO14	FWH_DIS/WDTRST#/SPI_CS1#	63	GPIO14	I/OD12t	
GPIO42	IRTX	27	IRTX	O12	
GPIO43	IRRX	28	IRRX	INts	
GPIO17		66	NC	I/OD12t	

PCI Config.

DEVICES		MCP1 INT PIN REQ#/GNT#		IDSEL	CLOCK
PCI1	PIRQ#A	PREQ#0 PGNT#0	AD16	PCI_CLK0	
	PIRQ#B				
	PIRQ#C				
	PIRQ#D				
PCI2	PIRQ#B	PREQ#1 PGNT#1	AD17	PCI_CLK1	
	PIRQ#C				
	PIRQ#D				
	PIRQ#A				

DDRII DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM A	A0H	P_DDR0_A/N_DDR0_A
		P_DDR1_A/N_DDR1_A
		P_DDR2_A/N_DDR2_A
		P_DDR0_B/N_DDR0_B
DIMM B	A4H	P_DDR1_B/N_DDR1_B
		P_DDR2_B/N_DDR2_B

JUMPER SETTING

JBAT1	(1-2)NORMAL	(2-3)CLEAR
-------	-------------	------------

File BIOS Request Form		
Size C	Document Number MS-7529	Rev 0A
Date: Tuesday, December 11, 2007	Sheet 32 of 33	

0A Change list:

- 1. Add DMI Audio net name
- 2. Change LED Power pull high to 680 Change r20 to 1.5K
- 3. Change D10 D11 Power pull VCC5, Q20 Pull up VCC3
- 4. Delet R252 R254 C132 R22 C60,change U5 to I95-7523212-T07
- 5. Modify footprint : C_P3_5_D8_H9 NC_0402_6 NC_0603_10 C0805MSB C0603MS_BOT
- 6. Swap RN65 RN61 RN23 RN64 RN63 RN24 RN28 RN25 RN66 ; Delet EC20,
- 7. Add 5VCC TO 3VCC sequence
- 8. change TESTPIN30 to TPC20B
- 9. RENAME ,Swap RN37, X_J1 Change to GND , Change C300 C301 to 0.22UF
- 10. Modify V_1P25_CORE to G31

Title			
History			
Size	Document Number		Rev
Custom	MS-7529		0A
Date:	Tuesday, December 11, 2007	Sheet	33 of 33